The design signal-to-noise ratio is 1 part in 2000. Digital control circuitry is provided on the chip for controlling the read-in and read-out processes. A reference circuit is incorporated in the chip for first order compensation of leakage drifts, sampling pedestals, and temperature effects.
Introduction
The development of the SLAC Microstore chip, a high speed wave form sampling device, as an adjunct to the use of drift chambers in particle physics was motivated by a) a desire to store multiple arrivals on a signal wire throughout the drift time, thereby improving the pulse pair resolution, b) a desire to improve the accuracy of 'leading edge" timing by digitizing many times during the pulse wave form, c) a desire to measure the position along the drift chamber wire by charge division without having to resort to separate ADC measurements, thus saving the cost of additional electronics, d) a desire to achieve a better dynamic range and resolution than is presently available with flash ADCs and better speed than is available with CCDs, and e) a desire to lower costs and improve packaging density thereby making possible the implementation of large systems.
By completely digitizing the charge wave form, one improves the pulse pair resolution of the drift chamber. This is essential in the high multiplicity environment at colliding beam machines. Preservation of the analog information allows measurement of the spatial coordinate along the wire via charge division and in special situations, a measurement of dE/dX along the particle trajectory.
In Recently, high energy physics experiments have been proposed and exist wherein the need for recording many tens of thousands of channels of -analog information is required. This increase has been compounded by the application of charge division techniques in wire chambers for the measurement of spatial coordinates. To address this problem, three primary techniques have been employed; use of flash ADCs, CCDs, and fast sampling with discrete components.
Flash ADCs2 exist now which digitize data at 50-100 MHz sampling rates with 6-7 bit accuracy. In conjunction with fast buffer memories these devices have been developed into large, albeit expensive system.3'4 LEP experiments containing up to 75,000 channels of FADC's having 7 bits at 20 MHz using bilinear conversion to achieve 9 bit resolution are under investigation.5
CCDs have been used in the past6 and will continue to be used in the future7 to perform the same function. The latest commercial devices have 9 bit amplitude resolution at 50 MHz, with higher sampling rates available, at proportionately higher cost, by the use of device multiplexing.
Analog systems based on the storage of charge on discrete capacitors have been used successfully for large systems8'9 and accuracies of up to 12 bits at 20 MHz with 8 hits per channel storage capability have been achieved. These systems, in use at SLAC and PETRA are packaged in CAMAC, and achieve a density of about 600 channels per CAMAC crate. These techniques would be impractical to extend to the many tens of thousands of channels envisioned as needed at the SLC.
Encouraged by the success of the SLAC Microplex chip,'0 and using many of the same techniques, the Stanford Integrated Circuit Laboratory in collaboration with SLAC has produced a device which meets or exceeds the design goals set forth below.
A 200 MHz analog storage device with an anticipated resolution of 11 bits, having 256 storage elements per channel has been designed using NMOS integrated circuit technology and will be described in this paper.
Design Goals
The SLAC Microstore chip is an analog storage device for very high speed sampling of analog pulse information. It has a high level of accuracy over a wide dynamic range. It is compact, uses little power, and is low in cost. The device provides for the cascading of a number of chips so that sampling can be extended to larger time periods, consistent with the charge storage time of the device. Finally, a reference cell is provided to eliminate, at least to first order, the effects of temperature, leakage drifts, and sampling pedestals. Figure 1 is a block diagram of the Microstore chip. All of the read-in and read-out logic for operation of the chip is contained on chip, with the exception of the fast write clock (row clock). The circuitry is designed using standard two phase dynamic shift register techniques and incorporates features permitting indefinite cascading of both the input and output processes. Therefore, the number of samples taken during a transient event may be extended across several chips, and similarly, the readout process may employ one moderate speed, high precision ADC for a large number of data channels without additional circuitry. This permits easy hybridization of the chips for increased channel density and short lead length.
The logic structure of an individual storage cell is shown in Fig. 2 Figure 3 illustrates the relative timing of the two column-clock pulses to the row pulses. Thus, in the read-in sequence for rows 1-8, 9-16, row 1-8 will be in coincidence with 0,1 giving 0c2 time to turn on, stabilize, and be there for rows 9-16. We see, therefore, that the columnclock shift register has 32 half-cells alternately connected to the first or second group of row signals.
Control signals to the column clock shift register are: INHS: Which, if low turns off the column clock drivers so that no cell can be turned on, preventing undesired data storage. )1S, ¢2S: The two phase column clock for driving the two sets of half shift registers, RESET: For initialization of column shift register. START: When low, puts a high level into the first cell of the shift register. INHR1: Low for triggered writing or cascading of chips, high for continuous writing. END: If cells are cascades, this signal's output occurs at the proper time to start data storage in the next chip. Figure 4 is a simplified schematic of the standard two phase dynamic shift register using enhancement-depletion logic for the inverter stages. Figure 5 is a block diagram of the slow clock (column) input shift register. Figure 6 is a schematic diagram of the "Readout" shift registers logic.
Two further transistors Q3 and Q4 (Fig. 2) In order to provide for temperature compensation and compensation for leakage drifts and sampling pedestals, a reference cell is provided, once per chip, which is identical in design to the normal storage cell in the array. The ceIl is pulsed by IS after all the data cells have received the data which they are to store. The resultant voltage, V, 'f !sBnow applied to the gate of transistor Q6 and provides a differential reference level which is coupled to the OUT line through Qs, Q1o, Q12 and Q14. Thus, the differential output now read between OUT and OUT will accurately represent the analog pulse being sampled.
The successful implernentation of the circuit described above requires that careful attention be paid to the details of the cell layout. In particular, the chip layout must be arranged so that the fast clocks, the input signal line, the supply voltages, and the ground line all be metal traces, and these traces run predominantly in the horizontal direction (parallel to the rows).
The slower clocks and the other control signal lines are run on polysilicon interconnect lines, which run predominantly vertically (parallel to the columns). Figure 7 is an Applicon plot of the cell layout wherein many of the details discussed in this section are easily seen.
Stray coupling capacitance between the signal input, the storage capacitor, and the signal output is minimized by keeping lines short, and preventing crossovers. In the design of the output buffer and amplifier, the two halves must be well matched. This is accomplished by choosing a layout technique which will insure their matching independent of mask alignment accuracy. This is effected by maintaining a constant area of intersection of the polysilicon and the diffusion.
To minimize the size of the cell, the storage capacitor is laid out as a polysilicon layer with grounded metal above it, so that the polysilicon has capacitance both to the substrate and the ground metalization.
The 
Conclusion
The integrated circuit design described in this paper provides a number of significant advantages in the field of high speed analog data sampling and recording. These advantages are particularly useful for the readout of the large mass of information from high energy physics multiwire detectors. The use of NMOS integrated circuit technology allows an order of magnitude improvement in density, and makes practical the consideration of systems of very large size because of the availability, low power consumption and low cost of the integrated circuit. The accuracy of the analog samples recorded will be significantly improved because of the close matching between cells in the memory cell array. The power requirements will be significantly lower than flash ADC systems, and any circuitry required for 14 drive purposes can be shared by many channels. The dynamic range, the sampling aperture and the accuracy are much improved over any previously discussed methods, eg. 11 bit resolution goal for this device compared to 6 bits for the FADC. The cost per channel in large scale systems will be significantly reduced. The figure of merit (speed x dynamic range divided by cost) will yield an improvement of at least 100:1 compared to the current alternatives. In a companion paper presented at this conference, results of actual measurements on the Microstore chip will be discussed.
Simulation programs show that this device can be made to work at sample spacings on the order of 3 ns. Should one wish to push the design to even better performance by the use of standard fine 
